{"id":9,"count":19,"description":"","link":"http:\/\/www.go2uvm.org\/category\/systemverilog\/","name":"SystemVerilog","slug":"systemverilog","taxonomy":"category","parent":0,"meta":[],"_links":{"self":[{"href":"http:\/\/www.go2uvm.org\/wp-json\/wp\/v2\/categories\/9"}],"collection":[{"href":"http:\/\/www.go2uvm.org\/wp-json\/wp\/v2\/categories"}],"about":[{"href":"http:\/\/www.go2uvm.org\/wp-json\/wp\/v2\/taxonomies\/category"}],"wp:post_type":[{"href":"http:\/\/www.go2uvm.org\/wp-json\/wp\/v2\/posts?categories=9"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}